Flip Flops OCTAL D-TYPE
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Number of Circuits : | 1 | Logic Family : | AHC | ||
Logic Type : | D-Type Edge Triggered Flip-Flop | Polarity : | Non-Inverting | ||
Input Type : | Single-Ended | Output Type : | Single-Ended | ||
Propagation Delay Time : | 4.4 ns at 5 V | High Level Output Current : | - 8 mA | ||
Low Level Output Current : | 8 mA | Supply Voltage - Max : | 5.5 V | ||
Maximum Operating Temperature : | + 125 C | Mounting Style : | SMD/SMT | ||
Package / Case : | SOT-163 | Packaging : | Tube |
The 74AHC574D belongs to 74AHC/AHCT574 family which are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74AHC/AHCT574 are octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an output enable (OE) input are common to all flip-flops. The 8 flip-flops of the 74AHC574D will store the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW-to-HIGH CP transition. When OE is LOW the contents of the 8 flip-flops are available at the outputs. When OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. The '574' is functionally identical to the '564', but has non-inverting outputs. The '574' is functionally identical to the '374', but has a different pinning.
The features of 74AHC574D can be summarized as (1)3-state non-inverting outputs for bus oriented applications; (2)8-bit positive, edge-triggered register; (3)ESD protection: HBM EIA/JESD22-A114-A, exceeds 2000 V, MM EIA/JESD22-A115-A, exceeds 200 V; (4)independent register and 3-state buffer operation; (5)common 3-state output enable input; (6)output capability; bus driver; (7)ICC category: MSI; (8)for AHC only: operates with CMOS input levels; (9)for AHCT only: operates with TTL input levels; (10)Specified from -40 to +85 and +125 °C.
The absolute maximum ratings of 74AHC574D are (1)VCC DC supply voltage: -0.5(MIN)/+7.0(MAX)V; (2)VI input voltage range: -0.5/+7.0 V; (3)IIK DC input diode current(VI < -0.5 V; note 1): -20mA(MAX); (4)IOK DC output diode current( VO <-0.5 V or VO > VCC+ 0.5 V; note 1): ±20mA; (5)IO DC output source or sink current(-0.5 V < VO < VCC + 0.5 V): ±25mA; (6)ICC DC VCC or GND current: ±75mA; (7)Tstg storage temperature range of the 74AHC574D: -65 to +150°C; (8)PD power dissipation per package(for temperature range: -40 to +125 °C; note 2): 500mW(NOTE 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. For SO packages: above 70 °C the value of PD derates linearly with 8 mW/K. For TSSOP packages: above 60 °C the value of PD derates linearly with 5.5 mW/K.).