Position: Home  > All Categories> Integrated Circuits (ICs) > 74AHC377

74AHC377

Features: ` ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V` Balanced propagation delays` All inputs have Schmitt-trigger actions` Inputs accept voltages higher than VCC` Ideal for addressable register applications` Data en...

product image

74AHC377 Picture
See larger image
SeekIC No. : 004249193 Detail

74AHC377: Features: ` ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V` Balanced propagation delays` All inputs have Schmitt-trigger a...

74AHC377 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
74AHC377
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

` ESD protection:
  HBM EIA/JESD22-A114-A exceeds 2000 V
  MM EIA/JESD22-A115-A exceeds 200 V
  CDM EIA/JESD22-C101 exceeds 1000 V
` Balanced propagation delays
` All inputs have Schmitt-trigger actions
` Inputs accept voltages higher than VCC
` Ideal for addressable register applications
` Data enable for address and data synchronization
` Eight positive-edge triggered D-type flip-flops
` See "273" for master reset version
` See "373" for transparent latch version
` See "374" for 3-state version
` For AHC only: operates with CMOS input levels
` For AHCT only: operates with TTL input levels
` Specified from -40 to +85 and from -40 to +125 °C.


Pinout

Connection Diagram


Specifications

SYMBOL PARAMETER CONDITIONS MIN MAX UNIT
VCC DC supply voltage     +7.0 V
VI supply voltage   -0.5 +7.0 V
IIK input diode current VI < -0.5 V; note 1 -0.5 -20 mA
ISK switch diode current VO < -0.5 V or VO > VCC + 0.5 V; note 1 - ±20 mA
IS switch source or sink current -0.5 V < VO < VCC + 0.5 V - ±25 mA
ICC, IGND VCC or GND current   - ±75 mA
Tstg storage temperature   -65 +150 °C
PD power dissipation per package for temperature range: -40 to +125 °C; note 2 - 500 mW

Notes
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. For SO packages: above 70 °C the value of PD derates linearly by 8 mW/K. For TSSOP packages: above 60 °C the value of PD derates linearly by 5.5 mW/K.



Description

The 74AHC377 D-type flip-flops are high-speed silicon-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard No. 7A.

The 74AHC377 devices have eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs.
A common clock (CP) input loads all flip-flops simultaneously when the data enable (E) is LOW. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop.

The E input of the 74AHC377 must be stable only one set-up time prior to the LOW-to-HIGH transition for predictable operation.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Test Equipment
TOP853
TOP2005
LED Products
LM24P20
KCG057QV1DB-G770
Circuit Protection
A50QS75-4Y
F-17*77
Tools
TCP202
G084SN05 V.3
Kits
IT243
UVSC-110-4E1
Motors, Solenoids, Driver Boards/Modules
IHSS57-36-20
ASD-B2-1521-B
View more