Features: • Independent Registers for A and B Buses• Multiplexed Real-Time and Stored Data• Flow-Through Architecture Optimizes PCB Layout• Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise• EPICE (Enhanced-Performance Implanted CMOS) 1-mm Proc...
74AC11646: Features: • Independent Registers for A and B Buses• Multiplexed Real-Time and Stored Data• Flow-Through Architecture Optimizes PCB Layout• Center-Pin VCC and GND Configurati...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The 74AC11646 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental busmanagement functions that can be performed with the 74AC11646. Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.
The select-control (SAB and SBA) inputs of the 74AC11646 can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when OE is low. In the isolation mode (OE high), A data may be stored in one register and/or B data may be stored in the other register. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time. The 74AC11646 is characterized for operation from 40 to 85.