74ABT657N

The 74ABT657N belongs to 74ABT657 family which is an octal transceiver featuring non-inverting buffers with 3-State outputs and an 8-bit parity generator/ checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 64mA. The 74ABT657 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The Output Enable (OE) input disables both the A and B ports by placing them in a high impedance condition when the OE input is High. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems. The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables data from B ports to A ports. The parity (PARITY) pin of the 74ABT657N is an output from the generator/checker when transmitting from the port A to B (T/R = High) and an input when receiving from port B to A port (T/R= Low). When transmitting (T/R = High) the parity select (ODD/EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of High bits on port A is odd, then the parity (PARITY) output of the 74ABT657N will be High, transmitting even parity. If the number of High bits on port A is even, then the parity (PARITY) output will be Low, keeping even parity. When in receive mode (T/R = Low) the B port is polled to determine the number of High bits. If parity select (ODD/EVEN) is Low (even parity) and the number of Highs on port B is: (1) odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error. (2) even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error.

The features of 74ABT657N can be summarized as (1)combinational functions in one package; (2)low static and dynamic power dissipation with high speed and high output drive; (3)output capability: +64mA/±32mA power-up 3-state; (4)latch-up protection exceeds 500mA per Jedec Std 17; (5)ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per machine model.

The absolute maximum ratings of 74ABT657N are (1)VCC DC supply voltage: -0.5 to +7.0 V; (2)IIK DC input diode current(VI < 0): -18mA; (3)IOK DC output diode current:-50mA; (4)VI DC input voltage3: -1.2 to +7.0V; (5)VOUT DC output voltage3(output in Off or High state): -0.5 to +5.5V(6)Tstg storage temperature range: -65 to +150 °C; (7)IOUT DC output current(output in Low state): 128 mA.(NOTES:1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under arecommended operating conditionso is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C. 3. The input and output voltage ratings of the 74ABT657N may be exceeded if the input and output current ratings are observed.).