Features: •74ABT573A is flow-through pinout version of 74ABT373•Inputs and outputs on opposite side of package allow easyinterface to microprocessors•3-State output buffers•Common output enable•Latch-up protection exceeds 500mA per JEDEC Std 17•ESD protection ex...
74ABT573A: Features: •74ABT573A is flow-through pinout version of 74ABT373•Inputs and outputs on opposite side of package allow easyinterface to microprocessors•3-State output buffers•C...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
VCC | DCsupplyvoltage | 0.5to+7.0 | V | |
IIK | DCinputdiodecurrent | VI < 0 | 18 | mA |
VI | DC input voltage3 | 1.2to+7.0 | V | |
IOK | DCoutputdiodecurrent | VO < 0 | 50 | mA |
VOUT | DC output voltage3 | outputinOfforHighstate | 0.5to+5.5 | V |
IOUT | DC output current | output in Low state | 128 | mA |
Tstg | Storagetemperaturerange | 65 to 150 | °C |
The 74ABT573A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.
The 74ABT573A device is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates. The 74ABT573A is functionally identical to the 74ABT373 but has a flow-through pinout configuration to facilitate PC board layout and allow easy interface with microprocessors
The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while OE is High, and stores the data that is present one setup time before the High-to-Low enable transition.
When OE is Low, the latched or transparent data appears at the outputs. When OE is High, the 74ABT573A is in the High-impedance "OFF" state, which means they will neither drive nor load the bus.