5V9885CPFGI

Specifications

Temperature I Voltage 3.3 V Package TQFP 32 Speed NA Spread Spectrum Yes VCXO No Core Supply Voltage (VDD) 3.3V Output Supply Voltage (VDDO) 3.3V No. of Outputs 6 Output Style SE Input Style Crystal Max. Output Frequency 550 Min. Output Frequency 0.0049 Max. Input Frequency 400 Min. Input Frequency 1 Temp. Grade C No. of Inputs


Description

SPREAD SPECTRUM PROG. CLK
The 5V9885CPFGI is a programmable clock generator intended for high performance data communications, telecommunications, consumer, and networking applications. There are three internal PLLs, each individually programmable, allowing for three unique non-integer-related frequencies. The frequencies of 5V9885CPFGI are generated from a single reference clock. The reference clock can come from one of the two redundant clock inputs. A glitchless automatic or manual switchover function of 5V9885CPFGI allows any one of the redundant clocks to be selected during normal operation.

The 5V9885CPFGI can be programmed through the use of the I2C or JTAG interfaces. The programming interface enables the device to be programmed when it is in normal operation or what is commonly known as in-system programmable. An internal EEPROM of 5V9885CPFGI allows the user to save and restore the configuration of the device without having to reprogram it on power-up. JTAG boundary scan is also implemented.

Each of the three PLLs has an 8-bit pre-scaler and a 12-bit feedback divider. This allows the user to generate three unique non-integer-related frequencies. The PLL loop bandwidth of 5V9885CPFGI is programmable to allow the user to tailor the PLL response to the application. For instance, the user can tune the PLL parameters to minimize jitter generation or to maximize jitter attenuation. Spread spectrum generation and fractional divides are allowed on two of the PLLs.

There are 10-bit post dividers on five of the six output banks. Two of the six output banks are configurable to be LVTTL, LVPECL, or LVDS. The other four output banks are LVTTL. The outputs of 5V9885CPFGI are connected to the PLLs via the switch matrix. The switch matrix allows the user to route the PLL outputs to any output bank. This feature of 5V9885CPFGI can be used to simplify and optimize the board layout. In addition, each output's slew rate and enable/disable function can be programmed.