Position: Home  > All Categories> Integrated Circuits (ICs) > 5962-87694012A

5962-87694012A

Features: 2-V to 6-V VCCOperationInputs Accept Voltages to 6 VMax tpdof 9.5 ns at 5 V3-State Noninverting Outputs Drive Bus Lines DirectlyFull Parallel Access for LoadingPinoutSpecificationsSupply voltage range, VCC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ....

product image

5962-87694012A Picture
See larger image
SeekIC No. : 004234219 Detail

5962-87694012A: Features: 2-V to 6-V VCCOperationInputs Accept Voltages to 6 VMax tpdof 9.5 ns at 5 V3-State Noninverting Outputs Drive Bus Lines DirectlyFull Parallel Access for LoadingPinoutSpecificationsSupply v...

5962-87694012A Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
5962-87694012A
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/22

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

2-V to 6-V VCC Operation
Inputs Accept Voltages to 6 V
Max tpd of 9.5 ns at 5 V
3-State Noninverting Outputs Drive Bus
  Lines Directly
Full Parallel Access for Loading


Pinout

Connection Diagram


Specifications

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . .−0.5 V to 7 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .−0.5 V to VCC + 0.5 V
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . −0.5 V toVCC + 0.5 V
Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±20 mA
Output clamp current, IOK (VI < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  ±20 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . .50 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±200 mA
Package thermal impedance, JA (see Note 2):DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .70°C/W
                                                                          DW package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58°C/W
                                                                          N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69°C/W
                                                                          NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .60°C/W
                                                                          PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C



Description

These 8-bit flip-flops 5962-87694012A feature 3-state outputsdesigned specifically for driving highly capacitive or relatively low-impedance loads. The 5962-87694012A are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight flip-flops of the 5962-87694012A are D-type edge-triggered flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
A buffered output-enable (OE ) input of 5962-87694012A can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive of 5962-87694012A provide the capability to drive bus lines in bus-organized systems without need for interface or pullup components.
OE  of 5962-87694012A does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Motors, Solenoids, Driver Boards/Modules
IHSS57-36-20
ASD-B2-1521-B
Batteries, Chargers, Holders
ICR18650-28A
ICR18650-26F/h
Memory Cards, Modules
WT32
VTL5C7
Tools
TCP202
G084SN05 V.3
Optoelectronics
SFH7770
TLP423J
Prototyping Products
AVT4168
DE1
View more