Features: • 3.3V low voltage advanced BiCMOS technology (LVT) 16-bit transparent D-type latches with 3-state outputs• Total dose hardness: - > 100 krad (Si), depending upon space mission• Excellent Single Event Effect: - SELTH: No LU > 119 MeV/mg/cm2• Package: 48 pin ...
54LVTH162373: Features: • 3.3V low voltage advanced BiCMOS technology (LVT) 16-bit transparent D-type latches with 3-state outputs• Total dose hardness: - > 100 krad (Si), depending upon space miss...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • A-Port outputs have equivalent 22- series resistors, so no external resistors ar...
Features: * 3.3V low voltage advanced BiCMOS technology (LVT) 16- bit transparent D-type latches w...
PinoutDescriptionMaxwell technologies' 54LVTH16373RPFB 16-bit transparent D-type latches with 3-st...
PARAMETER |
SYMBOL |
MIN |
MAX |
UNIT |
Supply Voltage Range |
VCC |
-0.5 |
4.6 |
V |
Input Voltage Range 1 |
VI |
-0.5 |
7 |
V |
Voltage range applied to any output in the high-impedance or power-off state 1 |
VO |
-0.5 |
7 |
V |
Current into any output in the low state |
IO |
- |
30 |
mA |
Current into any output in the high state 2 |
IO |
- |
30 |
mA |
Input clamp current(VI < 0) |
IIK |
- |
-50 |
mA |
Output clamp current(VO < 0) |
IOK |
- |
-50 |
mW |
Maximum power dissipation at TA = 55°C 3 |
PD |
- |
0.85 |
°C |
Storage temperature range |
TS |
-65 |
150 |
°C |
Maxwell Technologies' 54LVTH162373 16-bit transparent Dtype latches with 3-state output features a greater than 100 krad (Si) total dose tolerance, depending upon space mission.The 54LVTH162373 is designed for low voltage (3.3V) VCC operation, but with the capability to provide a TTL interface to a 5V system environment. It is suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.The 54LVTH162373 can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is low, the Q output are latched at the levels set up at the data (D) inputs.When LE is high, the Q outputs follow the D inputs. A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state or a high impedance state.In the high impedance state, the outputs neither load nor drive the bus lines significantly. The high impedance state and the increased drive provide the capability to drive bus lines without the need for interface or pullup components. OE of 54LVTH162373 does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high impedance state.
Maxwell Technologies' patented RAD-PAK® packaging technology of 54LVTH162373 incorporates radiation shielding in the microcircuit package.It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 100 krad (Si) radiation dose tolerance. This 54LVTH162373 is available with screening up to Class S.