54F377

Features: *Ideal for addressable register applications*Clock enable for address and data synchronization applications* Eight edge-triggered D flip-flops* Buffered common clock* See 'F273 for master reset version* See 'F373 for transparent latch version* See 'F374 for TRI-STATE. version* Guaranteed...

product image

54F377 Picture
SeekIC No. : 004233300 Detail

54F377: Features: *Ideal for addressable register applications*Clock enable for address and data synchronization applications* Eight edge-triggered D flip-flops* Buffered common clock* See 'F273 for master ...

floor Price/Ceiling Price

Part Number:
54F377
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/29

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

* Ideal for addressable register applications
* Clock enable for address and data synchronization
   applications
* Eight edge-triggered D flip-flops
* Buffered common clock
* See 'F273 for master reset version
* See 'F373 for transparent latch version
* See 'F374 for TRI-STATE. version
* Guaranteed 4000V minimum ESD protection



Pinout

  Connection Diagram


Specifications

Storage Temperature .........................................................................................-65 to +150
Ambient Temperature under Bias .......................................................................-55 to +125
Junction Temperature under Bias .......................................................................-55 to +175
   Plastic ..............................................................................................................-55 to +150
VCC Pin Potential to
   Ground Pin ........................................................................................................-0.5V to +7.0V
Input Voltage (Note 2) .........................................................................................-0.5V to +7.0V
Input Current (Note 2) ...................................................................................-30 mA to +5.0 mA
Voltage Applied to Output
   in HIGH State (with VCC = 0V)
   Standard Output ..................................................................................................-0.5V to VCC
   TRI-STATE® Output ...........................................................................................-0.5V to +5.5V
Current Applied to Output
   in LOW State (Max) ..............................................................................twice the rated IOL (mA)
ESD Last Passing Voltage (Min) ...........................................................................................4000V



Description

The 54F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register 54F377 is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Optical Inspection Equipment
Cable Assemblies
Boxes, Enclosures, Racks
Memory Cards, Modules
Transformers
Audio Products
View more