Features: *Ideal buffer for MOS microprocessor or memory* Eight edge-triggered D flip-flops* Buffered common clock* Buffered, asynchronous Master Reset* See 'F377 for clock enable version* See 'F373 for transparent latch version* See 'F374 for TRI-STATE. version* Guaranteed 4000V minimum ESD prote...
54F273: Features: *Ideal buffer for MOS microprocessor or memory* Eight edge-triggered D flip-flops* Buffered common clock* Buffered, asynchronous Master Reset* See 'F377 for clock enable version* See 'F373...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The 54F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register 54F273 is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.
All outputs of 54F273 will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The 54F273 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.