Features: *Guaranteed 4000V minimum ESD protection.PinoutSpecifications Temperature Min -55 deg C Temperature Max 125 deg C View Using CatalogStorage Temperature .........................................................................................-65 to +150Ambient Temperature und...
54F109: Features: *Guaranteed 4000V minimum ESD protection.PinoutSpecifications Temperature Min -55 deg C Temperature Max 125 deg C View Using CatalogStorage Temperature ..........................
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Temperature Min | -55 deg C |
Temperature Max | 125 deg C |
View Using Catalog |
The 54F109 consists of two high-speed, completely independent transition clocked JK# flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK# design of 54F109 allows operation as a D flip-flop (refer to 'F74 data sheet) by connecting the J and K# inputs.
54F109 Asynchronous Inputs:
LOW input to S#D sets Q to HIGH level
LOW input to C#D sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on C#D and S#D makes both Q and Q#
HIGH
The 54F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design of 54F109 allows operation as a D flip-flop (refer to 'F74 data sheet) by connecting the J and K inputs. 54F109 Asynchronous Inputs:
LOW input to SD sets Q to HIGH level
LOW input to CD sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q and Q
HIGH