Features: ICC reduced by 50%Guaranteed simultaneous switching noise level and dynamic threshold performanceImproved latch-up immunityBuffered common clock and asynchronous master resetOutputs source/sink 24 mAFaster prop delays than the standard 'AC/'ACT2734 kV minimum ESD immunityStandard Microci...
54ACTQ273: Features: ICC reduced by 50%Guaranteed simultaneous switching noise level and dynamic threshold performanceImproved latch-up immunityBuffered common clock and asynchronous master resetOutputs source...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Temperature Min | -55 deg C |
Temperature Max | 125 deg C |
View Using Catalog |
The 54ACTQ273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR#) input load and reset (clear) all flip-flops simultaneously.
The 54ACTQ273 register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.
All outputs of 54ACTQ273 will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR# input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.
The 54ACTQ273 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO output control and undershoot corrector in addition to a split ground bus for superior performance.