54ACT11109

These 54ACT11109 contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset (1PRE or 2PRE) or clear (1CLR or 2CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering of 54ACT11109 occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. 54ACT11109 also can perform as D-type flip-flops if J and K are tied together.

The 54ACT11109 is characterized for operation over the full military temperature range of 55°C to 125°C. The 74ACT11109 is characterized for operation from 40°C to 85°C.