Features: `Independent registers for A and B buses`Multiplexed real-time and stored data transfers`TRI-STATE outputs`300 mil slim dual-in-line package`Outputs source/sink 24 mA` 'ACT646 has TTL compatible inputs`Standard Microcircuit Drawing (SMD)-'AC646: 5962-89682PinoutSpecifications Temper...
54AC646: Features: `Independent registers for A and B buses`Multiplexed real-time and stored data transfers`TRI-STATE outputs`300 mil slim dual-in-line package`Outputs source/sink 24 mA` 'ACT646 has TTL comp...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Temperature Min | -55 deg C |
Temperature Max | 125 deg C |
View Using Catalog |
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.
Supply Voltage (VCC)........... −0.5V to +7.0V
DC Input Diode Current (IIK)
VI = −0.5V ................ ....−20 mA
VI = VCC + 0.5V.................. +20 mA
DC Input Voltage (VI) .........−0.5V to VCC + 0.5V
DC Output Diode Current (IOK)
VO = −0.5V..................... −20 mA
VO = VCC + 0.5V.............. .... +20 mA
DC Output Voltage (VO) ........−0.5V to VCC + 0.5V
DC Output Source
or Sink Current (IO) .................±50 mA
DC VCC or Ground Current
per Output Pin (ICC or IGND) .............±50 mA
Storage Temperature (TSTG) .......−65°C to +150°C
Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply,temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.
The 54AC646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental data handling functions available are illustrated in .