54AC16543

Features: `Members of the Texas Instruments Widebus™ Family`3-State True Outputs`Flow-Through Architecture Optimizes PCB Layout`Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise`EPIC™ (Enhanced-Performance Implanted CMOS) 1-m Process`500-mA Typical Latch-Up...

product image

54AC16543 Picture
SeekIC No. : 004233082 Detail

54AC16543: Features: `Members of the Texas Instruments Widebus™ Family`3-State True Outputs`Flow-Through Architecture Optimizes PCB Layout`Distributed VCC and GND Pin Configuration Minimizes High-Speed S...

floor Price/Ceiling Price

Part Number:
54AC16543
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/25

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

`Members of the Texas Instruments Widebus ™ Family
`3-State True Outputs
`Flow-Through Architecture Optimizes PCB Layout
`Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise
`EPIC ™ (Enhanced-Performance Implanted CMOS) 1-m Process
`500-mA Typical Latch-Up Immunity at 125°C
`Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Pin Spacings



Pinout

  Connection Diagram




Specifications

Supply voltage range, VCC  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 7 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to VCC + 0.5 V
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±50 mA
Continuous output current, IO (VO = 0 to VCC). . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . ±50 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . .±400 mA
Maximum power package dissipation at TA = 55°C (in still air)(see Note 2): DL package  ..1.4 W
Storage temperature range, Tstg. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . 65°C to 150°C
† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
            2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

 

 




Description

The 54AC16543 are 16-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. They can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB orLEBA) and output-enable (OEAB or OEBA) inputs of 54AC16543 are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input of 54AC16543 must be low to enter data from A or to output data to B. Having CEAB low and LEAB low makes the A-to-B latches transparent; a subsequent low-to-high transition at LEAB puts the A latches in the storage mode. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

The 54AC16543 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16543 is characterized for operation over the full military temperature range of 55°C to 125°C. The 74AC16543 is characterized for operation from 40°C to 85°C.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Audio Products
Optoelectronics
RF and RFID
Transformers
Test Equipment
Undefined Category
View more