Features: *Eight edge-triggered D flip-flops* Buffered common clock* Buffered, asynchronous Master Reset* See 'ABT377 for clock enable version* See 'ABT373 for transparent latch version* See 'ABT374 for TRI-STATE® version* Output sink capability of 48 mA, source capability of 24 mA* Guaranteed...
54ABT273: Features: *Eight edge-triggered D flip-flops* Buffered common clock* Buffered, asynchronous Master Reset* See 'ABT377 for clock enable version* See 'ABT373 for transparent latch version* See 'ABT374...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: *Separate control logic for each nibble* 16-bit version of the 'ABT244* Outputs sink cap...
Features: *Bidirectional non-inverting buffers* Separate control logic for each byte* 16-bit versi...
Features: *Separate control logic for each byte* 16-bit version of the ABT373* High impedance glit...
The 54ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.
The register 54ABT273 is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.
All outputs of 54ABT273 will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The 54ABT273 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.