Features: ` HALF DUPLEX FREQUENCY SHIFT KEYING (FSK) TRANSCEIVER` INTEGRATED POWER LINE DRIVER WITH PROGRAMMABLE VOLTAGE AND CURRENT CONTROL` PROGRAMMABLE INTERFACE: SYNCHRONOUS ASYNCHRONOUS` SINGLE SUPPLY VOLTAGE (FROM 7.5 UP TO 12.5V)` VERY LOW POWER CONSUMPTION (Iq=5 mA)` INTEGRATED 5V VOLTAGE ...
37961: Features: ` HALF DUPLEX FREQUENCY SHIFT KEYING (FSK) TRANSCEIVER` INTEGRATED POWER LINE DRIVER WITH PROGRAMMABLE VOLTAGE AND CURRENT CONTROL` PROGRAMMABLE INTERFACE: SYNCHRONOUS ASYNCHRONOUS` SINGLE...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $.11 - .15 / Piece
Circuit Board Hardware - PCB PRESS FIT PRINTED CIRCUIT PINS
` HALF DUPLEX FREQUENCY SHIFT KEYING (FSK) TRANSCEIVER
` INTEGRATED POWER LINE DRIVER WITH PROGRAMMABLE VOLTAGE AND CURRENT CONTROL
` PROGRAMMABLE INTERFACE:
SYNCHRONOUS
ASYNCHRONOUS
` SINGLE SUPPLY VOLTAGE (FROM 7.5 UP TO 12.5V)
` VERY LOW POWER CONSUMPTION (Iq=5 mA)
` INTEGRATED 5V VOLTAGE REGULATOR (UP TO 100mA) WITH SHORT CIRCUIT PROTECTION
` 8 PROGRAMMABLE TRANSMISSION FREQUENCIES
` PROGRAMMABLE BAUD RATE UP TO 4800BPS
` RECEIVING SENSITIVITY 1 mVRMS
` SUITABLE TO APPLICATION IN ACCORDANCE WITH EN 50065 CENELEC SPECIFICATIONS
` CARRIER OR PREAMBLE DETECTION
` BAND IN USE DETECTION
` PROGRAMMABLE REGISTER WITH SECURITY CHECKSUM
` MAINS ZERO CROSSING DETECTION AND SYNCHRONIZATION
` WATCHDOG TIMER
Symbol | Parameter | Value | Unit |
PAVCC | Power Supply Voltage | -0.3 to +14 | V |
AVdd | Analog Supply Voltage | -0.3 to +5.5 | V |
DVdd | Digital Supply Voltage | -0.3 to +5.5 | V |
AVss/DVss | Voltage between AVss and DVss | -0.3 to +0.3 | V |
VI | Digital input Voltage | DVss - 0.3 to DVdd +0.3 | V |
VO | Digital output Voltage | DVss - 0.3 to DVdd +0.3 | V |
IO | Digital Output Current | -2 to +2 | mA |
Vsense | Voltage Range at Vsense Input | AVss - 0.3 to AVdd+0.3 | V |
RAI | Voltage Range at RAI Input | -AVdd - 0.3 to AVdd +0.3 | V |
ATO | Output Current at ATO Output | -2 to +2 | mA |
ATO | Voltage range at ATO Output | AVss - 0.3 to AVdd +0.3 | V |
ATOP1,2 | Voltage range at Powered ATO Output | AVss - 0.3 to +PAVcc +0.3 | V |
ATOP | Powered ATO Output Current | 400 | mARms |
Tamb | Operating ambient Temperature | -40 to +85 | |
Tstg | Storage Temperature | -50 to 150 | |
ATOP1 Pin | Maximum Withstanding Voltage Range Test Condition: CDF-AEC-Q100-002- "Human Body Model" Acceptance Criteria: "Normal Performance" |
±1500 | V |
ATOP2 Pin | ±1000 | V | |
Other pins | ±2000 | V |
The 37961 is a Half Duplex synchronous/asynchronous FSK Modem designed for power line communication network applications. 37961 operates from a single supply voltage and integrates a line driver and a 5V linear regulator. The 37961 operation is controlled by means of an internal register, programmable through the synchronous serial interface. Additional functions as watchdog, clock output, output voltage and current control, preamble detection, time-out, band in use are included. Realized in Multipower BCDV technology that allows to integrate DMOS, Bipolar and CMOS structures in the same chip.