Ultra_fast_ECL_output_comparator_with_latch_enable

Published:2009/7/24 21:42:00 Author:Jessie | From:SeekIC

Figure 6-9 shows a MAX9687 connected as a fast (600 MHz) output comparator under latch control. The latch-enable inputs can be driven from a standard ECL gate. When LE is high and LE is low, the comparator function is normal. When LE is low and LE is high, the comparator outputs are locked in the logic states determined by the input conditions at the time of the latch transition. If the latch-enable function is not used, connect LE to ground and leave LE open. The propagation delay is 1.4 ns, the latch setup time is 0.5 ns, the latch-enable pulse width is 2.0 ns, and the power supplies are +5 V and -5.2 V. MAXIM NEW RELEASES DATA BOOK, 1993, P. 3-39.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Power_Supply_Circuit/Ultra_fast_ECL_output_comparator_with_latch_enable.html

Print this Page | Comments | Reading(3)