MASTER_SLAVE_DEVICE_ERROR_CHECKER

Published:2009/6/23 3:30:00 Author:Jessie | From:SeekIC

An error-check mechanism introduced into master and slave communication devices can indi-cate mismatches when both the master and slave start sending data simultaneously. The error ftag goes high and indicates a mismatch in the data.The master is the one that can interrupt the communication from a device at the other end and force it to listen. It does this forcing a low voltage level over the communication line by raising the control line to a high level. This inhibits data flow over the tines from the slave device. As a result, the slave turns into a listen mode(not a hardware feature, but rather incorporated in the software). The slave device can transmit the data after communication from the master device ceases.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Power_Supply_Circuit/MASTER_SLAVE_DEVICE_ERROR_CHECKER.html

Print this Page | Comments | Reading(3)