Catoptric-Strength Testing Circuit (CD4052B,CD40118) Diagram

Published:2011/6/26 1:01:00 Author:Vicky | Keyword: Catoptric-Strength Testing Circuit | From:SeekIC

When the circuit works regularly, make the infrared luminous diode (LED) out of light, the photodiode changes the received exterior interference signal into electrical signal, and then pass it to negative-direction integration circuit. Suppose this procession takes time of T1. Next, make the LED give out light, the photodiode changes the received photosignal into electrical signal and then pass it to positive –direction integrator circuit. Suppose this procession takes time of T2. Suppose T1=T2. Then the held signal the circuit displays is not relevant with exterior disturbing, but only relevant to the strength of the catoptic. Time of holding the signal is called holding time and marks it as T3. The reset time of correspondent integrator is T4.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Measuring_and_Test_Circuit/Catoptric_Strength_Testing_Circuit_CD4052BCD40118_Diagram.html

Print this Page | Comments | Reading(3)