CD4050_TIMER

Published:2009/7/14 5:12:00 Author:May | From:SeekIC

Three stages are used to produce three consecutive time delays. The time delay for each stage is very close to 1.1 RnCn. Diode Dn, allows quicker reset of stage n.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Measuring_and_Test_Circuit/CD4050_TIMER.html

Print this Page | Comments | Reading(3)