PLL_FSK_DEMODU_LATOR

Published:2009/7/14 23:04:00 Author:Jessie | From:SeekIC

Signetics NE560N phase-locked loop is used as receiving converter for demodulating carrier shifted between two preset frequencies, one corresponding to 0 and other to 1 of binary data signal. PLL provides shifting DC voltage to initiate 1 or 0 (mark or space) code elements. Circuit locks on and tracks output frequency of receiver. Input at pin 12 should be from 30 mV to 2 V P-P square or sine wave. Output of about 60 mVDC at pin 9 is amplified, conditioned, and fed to μA710 comparator to provide proper output voltages for interfacing with printer- Signetics Analog Data Manual, Signetics, Sunnyvale, CA, 1977, p 844-845.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/PLL_FSK_DEMODU_LATOR.html

Print this Page | Comments | Reading(3)