LATCHING_SPDT

Published:2009/7/14 0:50:00 Author:May | From:SeekIC

DG200 CMOS analog switch is driven through pair of NAND gates connected for logic inputs. With inputs normally low, both switches are held in predetermined states. When either input receives high command pulse, switches assume states given in truth table. Both switches are off when both inputs are held high; after release of high commands, last input to go low determines states of switches.- Analog Switches and Their Applications, Siliconix, Santa Clara, CA, 1976, p 7-69.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/LATCHING_SPDT.html

Print this Page | Comments | Reading(3)