JFET_SAMPLE_AND_HOLD

Published:2009/6/30 3:24:00 Author:May | From:SeekIC

The logic voltage is applied simultaneously to the sample and hold JFETs. By matching input impedance and feedback resistance and capacitance, errors due to rds(on) of the JFETs are minimized.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/JFET_SAMPLE_AND_HOLD.html

Print this Page | Comments | Reading(3)