Published:2009/7/13 4:37:00 Author:May | From:SeekIC
Adding latch consisting of two 7400 NAND gates to reset circuit of divide-by-77 counter guarantees good reset. Reset pulse will always be half a clock period wide. -E. E. Hriv-nak, House Cleaning the Logical Way, 73 Mag-azine, Aug. 1974, p 85-90.
Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/CLEAN_RESET.html
Print this Page | Comments | Reading(3)
Code: