SIMPLE_NOISE_LIMITER

Published:2009/6/24 5:25:00 Author:May | From:SeekIC

This circuit uses a symmetrical limiter obtained by biasing a transistor to a Q point that is half of the supply voltage and driving it into saturation and cutoff. An input of 1 to 2 V RMS is sufficient. This output will be approximately 4Vp-p into a high-impedance load.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/Analog_Circuit/SIMPLE_NOISE_LIMITER.html

Print this Page | Comments | Reading(3)