Published:2011/4/5 22:44:00 Author:Ecco | Keyword: digital circuit , double J - K , flip-flop | From:SeekIC
Unsteady state. When the preset and remove terminal return in high level, the state could not be kept. And the level of Qo is equal to Q before eatablishing steadystate input.
Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/74_series_digital_circuit_of_7476_74H76_double_J___K_flip_flopwith_preset_and_remove_terminal.html
Print this Page | Comments | Reading(3)
Code: