NONVOLATILE_LATCH

Published:2009/7/14 1:00:00 Author:May | From:SeekIC

Design shown for latch gives immunity to interfering noise pulses on command line and prevents loss of essential data bit during unexpected power-line interruption. Subminiature saturable transformers in positive feedback paths between two gates of latch prevent instantaneous change of state. Transformers remain magnetically biased in positive or negative saturation even without circuit power, to provide pretransient-state reference to which latch must return when power is reapplied.-G. E. Bloom, Add Nonvolatility to Your Next Latch Design, EDN Magazine, Jan. 5, 1978, p 80 and 82.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Amplifier_Circuit/Other_circuit/NONVOLATILE_LATCH.html

Print this Page | Comments | Reading(3)