Published:2009/7/9 1:49:00 Author:May | From:SeekIC
This buffer amplifier's overall harmonic distortion is a low 0.01% or less at 3-V rms output into a 500-Ω load with no overall feedback. The LT1010CT offers a 100 V/μs slew rate, a 20 MHz video bandwidth, and 100 mA of output. A pair of JFETs, J1 and J2 are preselected for a nominal match at the bias level of the linearized source-follower input stage, at about 0.5 mA. The sourcebias resistor, R2, of J1 is somewhat larger than R3 so that it can drop a larger voltage and cancel the LT1010CT's offset. J1 and J2 provide an untrimmed dc offset of ± 50 mV or less. Swapping J1 and J2 or trimming the R2 value can give a fmer match.The circuit's overall harmonic distortion is low: 0.01% or less at 3-V rms output into a 500-Ω load with no overall feedback. The circuit's response to a ±5 V, 10 kHz square-wave input, band-limited to 1 μs, has no overshoot. If needed, setting bias resistor RB lower can accommodate even steeper input-signal slopes and drive lower impedance loads with high linearityi The main trade-off for both objectives is more power dissipation. A secondary trade-off is the need for retrimming the source-bias resistor, R2.
Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Amplifier_Circuit/LOE_DISTORTION_VIDEO_BUFFER.html
Print this Page | Comments | Reading(3)
Code: