Double-edge detection circuit

Published:2011/9/14 6:02:00 Author:Sophia | Keyword: Double-edge detection | From:SeekIC

Figure 1 is the bilateral(rising and falling)detection circuit composed of XOR gate. XOR gate outputs H level when gate input terminal logic is inconsistent, for example, RC circuit easily produces delay time, the edge is detected during rising and falling, then differential pulse is outputed. Figure 2 is the terminal voltage waveform of capacitor C. 74HC86 threshold voltage VTH is VDD / 2, the tag line is released here. From the begining of the corresponding input rising to the time to achieve the C terminal voltage VTH input, the output pulse can be obtained during the time to achieve the C terminal voltage yTH.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Amplifier_Circuit/Double_edge_detection_circuit.html

Print this Page | Comments | Reading(3)