AUDIO_AGC_USING_FET

Published:2009/6/30 22:21:00 Author:May | From:SeekIC

DC control voltage obtained from key signal point in audio amplifer is applied to gate of FET to vary bias. Gain of stage varies inversely with gate bias voltage.When control voltage is 0 V, voltage gain of stage is to and maximum undistorted output signal is 1 VRMS. When control voltage is 6 VDC, output is reduced to 0.5 mVRMS, giving better than 90-dB range for AGC controL-R. P.Tuner, FET Circuits, Howard W. Sams, Indi-anapolis, IN 1977, 2nd Ed., p 39-40.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Amplifier_Circuit/AUDIO_AGC_USING_FET.html

Print this Page | Comments | Reading(3)